Accelerating Verification Through Pre-Use of System-Level, Transaction-Based Testbench Components

by
Jim Lewis
Director of Training, SynthWorks Design Inc
Jim@SynthWorks.com

DesignCon 2003

1

Copyright © SynthWorks Design Inc 2003

Author Biography

SynthWorks

Jim Lewis, Director of Training, SynthWorks Design Inc.

Jim Lewis, the founder of SynthWorks, has seventeen years of design, teaching, and problem solving experience. In addition to working as a Principal Trainer for SynthWorks, Mr. Lewis does ASIC and FPGA design, custom model development, and consulting. Mr. Lewis is an active member of VHDL Standards groups including, RTL Synthesis (IEEE 1076.6), Std_Logic (IEEE 1164), and Numeric_Std (IEEE 1076.3). Mr. Lewis can be reached at jim@SynthWorks.com, 1-503-590-4787, or www.SynthWorks.com

Copyright © SynthWorks Design Inc. All rights reserved.

Pre-Use of System Testbenches SynthWorks

- Approach
 - Basics
 - Traditional Approach
 - System Only Test Approach
 - Pre-Use Approach
 - Transaction Based Testing
- Details
 - Step by Step Overview of the Testbench Pieces


Getting the Slides: http://www.SynthWorks.com

DesignCon 2003


3

Copyright © SynthWorks Design Inc 2003

<u>Design Under Test = MemIO</u>








Testbench =

DesignCon 2003

$S_{\text{ynth}}Works$

Code structure that allows waveforms to driven to the unit under test and validates the results (visually or automatically)



```
library IEEE;
   use ieee.std_logic_1164.all;
entity TbCpuIf is
end TbCpuIf;
architecture tb of TbCpuIf is
begin

U_CpuIf: CpuIf
   port map ( . . . );


Clk <= not Clk after 10 ns;

ResetProc: process . . .


CpuProc: process . . .
end tb;</pre>
```

Traditional Approach: Subblock

- Write a separate, custom testbench for each subblock.
 - Test all functionality in that subblock
- Testing CpuIF Subblock



Testing IntCtrl Subblock



• Test all other subblocks with separate, custom testbenches


DesignCon 2003

7

Copyright © SynthWorks Design Inc 2003

Traditional Approach: System

- Immerse the chip into a system environment
- Each interface in the system = one model (BFM and/or FFM)
- Test by running multiple test scenarios
- Re-validate each subblock in the system environment



Accelerating Verification

- Goal:
 - Minimize test time without reducing test coverage
- Observations:
 - Traditional subblock testbenches are used at the beginning of testing and then abandoned.
 - Subblock tests are re-validated at the system level
- If we can minimize the abandoned and duplicated work, we can accelerate our verification effort.

DesignCon 2003

9

Copyright © SynthWorks Design Inc 2003

Proposal: System Only Tests

- No custom subblock testbenches
- Integrate all designs, and test at system level
- Hazard:
 - Many designs being simultaneously debugged.
 - When a bug is encountered, increased time may be spent to isolate the error to a particular subblock.
 - May have to fix the current bug before finding next bug.
 - Increased time will be spent to run the subblock simulations since all subblocks in the design are loaded.
- Conclusion:
 - Not worth the risk. May actually increase time.

Proposal: Pre-Use the System Testbench

- No custom subblock testbenches
- Use System Level Testbench for all testing
- Incrementally add and test subblocks
- Incrementally add system interface models
- Benefit
 - One subblock being tested at a time
 - Not writing subblock testbenches that get abandoned later
 - No need to port subblock code to system level
- Conclusion:
 - No additional risk since only testing one block at a time
 - Speed up due to skipping custom subblock testbenches

DesignCon 2003


11

Copyright © SynthWorks Design Inc 2003

Pre-Use the System Testbench

SynthWorks

- Step 1: Plan the tests first (Test Plan)
 - Identify key driving interfaces required to get data into/out of the design (CPU, PCI, ...)
 - Plan to test these subblocks and testbench models first




DesignCon 2003

12

Pre-Use: First Subblock Test

- Step 2: Code and Test Key Interfaces
 - Cpulf (design) and CpuModel (testbench)
- Testing Cpulf using pieces of system-level testbench:



 Note all of the above functionality would be required in some form in a subblock testbench.

DesignCon 2003


13

Copyright © SynthWorks Design Inc 2003

Pre-Use: First Subblock Test

SynthWorks


Step 2, Test 1 Continued: Cpulf + CpuModel




- Test Goal: Gain register IO access to other subblocks in chip
 - Necessary to test other blocks
- Test Method: Write and read one register per internal block.
- Validation Plan
 - Subblock: Visual check.
 - System: Self-Checking. Expect to read back value written.

Pre-Use: Concurrent Subblock Tests*


Test 2A: Test Timer (design) and CpuModel (testbench)



Test 2B: Test UART (design) and UartBfm (testbench)




Test 2C: Test MemIF (design) and SramModel (testbench)



<u>Pre-Use: Subblock Tests = System Tests</u>

 Once all subblocks are integrated into the design, the testbench becomes a full system test.



Constraint to approach:

Order of design and testing must be planned.

Transaction Based Testing

- A transaction based test programs interface actions.
- Without transaction based testing, wiggle signals:

```
CpuProc : process
begin
...
nAds <= '0' after tpd, '1' after tperiod + tpd;
Addr <= UART_DIVISOR_HIGH after tpd;
Data <= X"0000" after tperiod + tpd;
Read <= '0' after tpd;
wait on Clk until nRdy = '0' and Clk = '1';
...</pre>
```

With transaction based testing, do actions on interfaces:

```
CpuProc : process
begin
    . . .
CpuWrite(CpuRec, UART_DIVISOR_HIGH, X"0000");
    . . .
```

DesignCon 2003

17

Copyright © SynthWorks Design Inc 2003


Transaction Based Testing

```
CpuWrite(CpuRec, UART_DIVISOR_HIGH, X"0000");
CpuWrite(CpuRec, UART_DIVISOR_LOW, X"000A");
. . .
CpuRead (CpuRec, UART_STAT, DataOut);
```

- Key Features
 - Program interface actions
 - Procedure call replaces the detailed signaling
 - No longer tied to the detailed signaling
 - Test writer can focus on the tests rather than a HDL/HVL

Transaction Based Testing

Flexibility: How does the testbench change if change CPUs?



Only the models change, not the transactions


DesignCon 2003

19


Copyright © SynthWorks Design Inc 2003

Transactions & Subblocks

- Flexibility is important for subblock testing.
- What happens if a subblock is unavailable?
 - What if CPU has not been selected?
- Replace Cpulf + CpuModel with CpulfModel



- Later, when Cpulf available, use CpuModel
 - Note, only the models change, not the transactions.



Summary of Approach

- Transaction based testbench + planning =
 - Possible to pre-use pieces of the system-level testbench to test subblocks
- Benefit:
 - Amount of development time decreases
 - No longer need to develop subblock testbenches
 - No longer need to port each test case to the system level
 - It automatically runs.

DesignCon 2003


21

Copyright © SynthWorks Design Inc 2003

Pre-Use of System Testbenches SynthWorks

- Approach
 - Basics
 - Traditional Approach
 - System Only Test Approach
 - Pre-Use Approach
 - Transaction Based Testing
- Details
 - Step by Step Overview of the Testbench Pieces

Testbench Structure



Key Features:

- Bus Functional Models (BFMs) implement interface signaling
- TestCtrl contains transactions to sequence BFMs
- Each test is a separate architecture of TestCtrl.

DesignCon 2003

23

Copyright © SynthWorks Design Inc 2003

Testbench Structure


SynthWorks

TbMemIO = Top level of testbench = Netlist = Test Harness

```
architecture Structural of TbMemIO is
  -- Signal and Component Declarations go here
begin
                                                  DUT
             : MemIO port map ( . . .) ;
 U MemIO
                                                  Transaction
 U TestCtrl : TestCtrl port map ( . . .) ;
                                                  Source
 U CpuModel : CpuModel port map ( . . .) ;
                                                  Bus Functional
 U UartTxBfm : UartTxBfm port map ( . . .) ;
                                                  Models
 U UartRxBfm : UartRxBfm port map ( . . .) ;
             : SRAM1 port map ( . . .) ;
 U Sram1
                                                  FFM
 U ClkReset : ClkReset port map ( . . .) ;
                                                  Clocks + Reset
end Structural ;
```

Testbench Structure: TestCtrl

TestCtrl contains transactions to interact/sequence each BFM



DesignCon 2003

25

Copyright © SynthWorks Design Inc 2003

TestCtrl Entity

SynthWorks

```
entity TestCtrl is
 generic (
   tperiod Clk
                      : time := 10 ns ;
   CPU STATUS MSG ON : std logic := CPUTB STATUS MSG OFF
 port (
   Clk
                : In
                        std logic ;
                : In
                        std logic ;
   nReset
   UartTxRec : InOut UartTbRecType := InitTbUartTbRec
   UartRxRec : InOut UartTbRecType := InitTbUartTbRec ;
   CpuRec
                : InOut CpuRecType := InitTbCpuRec ;
   IntRec
                : InOut CpuRecType := InitTbCpuRec
end TestCtrl ;
```

Recommendation:

Keep TestCtrl entity in a separate file from the architecture(s). Facilitates using multiple architectures.

Copyright © SynthWorks Design Inc 2003


TestCtrl Architecture: Big Picture

```
architecture UartRx1 of TestCtrl is
 begin
                                      One or more processes for each
  CpuTestProc : process
   begin
                                      independent source of stimulus
     wait until nReset = '1';
     CpuWrite(. . .);
                                      Interface Stimulus is generated
    CpuRead(. . .);
                                      with one or more procedure calls
   end process;
                                      Each test is a separate
  UartTbTxProc : process
                                      architecture of TestCtrl
  begin
                                      (TestCtrl UartRx1.vhd,
     SyncTo(. . .);
    UartSend(. . .) ;
                                      TestCtrl_UartRx2.vhd, ...)
   end process ;
                                      A test developer only needs
  UartTbRxProc : process
                                      to understand TestCtrl and
  begin
    UartCheck(. . .) ;
                                      not additional details of the
                                      testbench approach
   end process ;
 end Test1 ;
                                  27
DesignCon 2003
```

```
CpuTestProc : process -- TestCtrl UartRx1
  -- Declarations left out
begin
                                             Start test after reset
 wait until nReset = '1';
  CpuWrite(CpuRec, UART DIVISOR HIGH, X"0000");
  CpuWrite(CpuRec, UART DIVISOR LOW, X"000A");
                                                   Configure
  CpuWrite(CpuRec, UART CFG1, X"00" & "00" &
     PARITY EVEN & STOP BITS 1 & DATA BITS 8);
                                                   UART
  CpuRead (CpuRec, UART TX INT STAT, DataO);
                                                   Synch with
  SyncTo(SyncIn => UartTxRdy, SyncOut => CpuRdy);
                                                   UartTbTxProc
  loop
    CpuRead (CpuRec, UART RX INT STAT, DataO);
                                                   Poll for Data
    exit when (DataO(RX DATA VALID) = '1');
   wait for (100 * tperiod Clk) - 1 ns;
  end loop ;
  CpuReadCheck (CpuRec, UART DATA, X"4A", true);
                                                   Check Data
                                Continue Polling and Checking Data
end process ;
```

Testbench Structure: UartTxRec

Abstract Interface between TestCtrl and the UartTxBfm



DesignCon 2003

29

Copyright © SynthWorks Design Inc 2003

Record: UartTbRecType

```
type UartTbRecType is record
                                                Control /
 CmdRdy
                : std logic ;
 CmdAck
                : std logic ;
                                                Handshaking
                 : std logic vector (7 downto 0);
 Data
 StatusMode
                : unsigned ( 3 downto 0) ;
 TbErrCnt : unsigned (15 downto 0);
                                                     Data
 UartBaudPeriod : unsigned (31 downto 0) ;
                                                     Fields
 NumDataBits : unsigned ( 2 downto 0) ;
 ParityMode
               : unsigned ( 2 downto 0) ;
 NumStopBits
                : std logic ;
end record ;
```

- Issues with records
 - UartTxRec has two drivers (TestCtrl and UartTxBfm)
 - All types are based std_logic to facilitate resolving contention

Initializing UartTxRec

Initialize UartTxRec at entity ports to avoid contention:

```
port (
                 : InOut UartTbRecType := InitTbUartTbRec
  UartTxRec
) ;
                                                Initialization
```

Undriven fields are initialized to 'Z' using the following constant:


```
constant InitTbUartTbRec : UartTbRecType := (
 CmdRdy
                  => '0',
 CmdAck
                  => 'Z',
 Data
                  => (others => 'Z'),
                  => (others => 'Z'),
 StatusMode
 TbErrCnt
                  => (others => '0'),
 UartBaudPeriod => to unsigned(. . .),
                                            Fields driven by
 NumDataBits
                  => UARTTB DATA BITS 8,
                                            UartTxBfm are
 ParityMode
                 => UARTTB PARITY EVEN,
 NumStopBits
                  => UARTTB STOP BITS 1
                                            in bold text
) ;
                             31
```

Testbench Structure: Procedures

SynthWorks

Copyright © SynthWorks Design Inc 2003

- Procedures handshake data/sequencing to the BFMs
- Not a lot of magic in the procedures



DesignCon 2003

```
Synth Works
procedure UartSend (
  signal UartRec : inout UartTbRecType ;
         Data : in std logic vector (7 downto 0);
         IdleTime : in time := 0 ns ;
         ErrorMode : in UartTb StatusModeType := UARTTB NO ERROR
) is
begin
 -- Put Transaction into the Record
  UartRec.Data
                     <= Data ;
  UartRec.StatusMode <= ErrorMode ;</pre>
  -- Handshake with UartTxBfm
  RequestAction(Rdy => UartRec.CmdRdy, Ack => UartRec.CmdAck) ;
  -- Insert idle time between transactions
  if (IdleTime > 0 ns) then
    wait for IdleTime;
                                 Basic Flow
  end if ;

    Put Transaction into Record

    Handshake with Model

end UartSend;

    Check Results

                               33
DesignCon 2003
                                             Copyright © SynthWorks Design Inc 2003
```

Package: UartTbPkg

end UartTbPkg ;


SynthWorks

 All Constants, Types, and procedures that support UartTxBfm get stored in the package UartTbPkg

```
library ieee ;
 use ieee.std logic 1164.all;
package UartTbPkg is
                                                         Declare
  type UartTbRecType is record . . . ;
  constant InitTbUartTbRec : . . . ;
                                                         Types,
                                                        Constants
                                                           and
  procedure UartSend (. . . );
                                                       Subprograms
end UartTbPkg ;
package body UartTbPkg is
  procedure UartSend (. . .) is
 begin
                                                        Implement
                                                       Subprograms
  end procedure ;
```

Testbench Structure: Models

- Perform interface specific signaling
- Sequencing/Data values determined by values in record




<u>UartTxBfm</u>

SynthWorks

- Models execute transactions requested by TestCtrl
- Transactions in TestCtrl

```
UartSend(UartTxRec, X"4A") ;
UartSend(UartTxRec, X"4B") ;
```

Resulting Waveforms produced by UartTxBfm



```
entity UartTxBfm is
                                          UartTxBfm: Overview
 port (. . .) ;
end UartTxBfm ;
architecture Model of UartTxBfm is
 -- declarations not shown
begin
  -- Create UART Clock
 UartClk <= . . . ;</pre>
 -- Implement Model Functionality
 UartTxFunction : process
   -- declarations not shown
 begin
    WaitForRequest( . . .);
                                   Basic Elements of a BFM
    -- Send Start Bit

    Input Processing

    -- Send Data Bits

    Internal Resources

    -- Send Parity Bit

    Functionality

    -- Send Stop Bit

    Protocol Checks

 end process ;


    Setup and Hold Checks

end Model ;
```

UartTxFunction : process UartTxBfm: Details -- declarations not shown begin -- Signal end of Transaction and -- Wait For next Transaction WaitForRequest(. . .); -- Send Start Bit wait until UartClk = '1'; DataOut <= '0';</pre> -- Send Data Bits for i in 0 to 7 loop wait until UartClk = '1'; DataOut <= UartRec.TxData(i) ;</pre> end loop ; **Functionality** Wait for Transaction -- Send Parity Bit wait until UartClk = '1'; Code Functionality DataOut <= UartRec.TxParity ;</pre> Put return value(s) in -- Send Stop Bit Record wait until UartClk = '1'; DataOut <= '1';</pre> Signal End of Transaction end process ;


Testbench Details: Handshaking

 Handshaking between CPU Transactions and CpuModel is done through CpuRec




Handshaking

$S_{\text{ynth}}Works \\$



Testbench Details: Handshaking

CpuRec fields CmdRdy and CmdAck are used for handshaking.



Procedure RequestAction

```
procedure RequestAction (
 signal Rdy : Out std logic ;
 signal Ack : In std logic
) is
begin
  -- Record contains new transaction
       <= '1' ;
 Rdy
  -- Find Ack at the level '0'
  if Ack /= '0' then
   wait until Ack = '0';
 end if;
  -- Prepare for Next Transaction
 Rdy <= '0';
  -- Transaction Done
 wait until Ack = '1';
end procedure ;
```

Procedure WaitForRequest

```
procedure WaitForRequest (
  signal Clk : In std logic ;
  signal Rdy : In std logic ;
  signal Ack : Out std logic
) is
begin
  -- Prepare for handshaking
 Ack <= '1';
                                               End of
  -- Allow Ack and Rdy to settle
                                               Previous Cycle
 wait for 0 ns ; -- Ack Valid, Set Rdy
 wait for 0 ns ; -- Rdy now valid
  -- Find Rdy high at a bus cycle boundary
  if Rdy /= '1' then
   wait until Rdy = '1';
   wait until Clk = '1';
                                               Start of Cycle
 end if;
  -- Model active and owns the record
 Ack <= '0';
end procedure ;
                           -- 43 --
```

Details Summary

- Using transaction tests + BFMs + a good set of abstractions,
 - Facilitates a subblock to system-level test pre-use methodology
 - Increases Readable, Usability
 - Decreases the complexity of writing a test
 - Readable by software and system engineers
 - Straight forward to implement all features of hardware verification languages (HVLs).
 - No additional costs for expensive EDA tools
- Major investment
 - Planning tests up front
 - Really should be doing this anyway

Want to Know More?

Take SynthWorks' VHDL Testbenches and Verification Class

VHDL Testbenches and Verification 3 days
http://www.synthworks.com/vhdl testbench verification.htm
<a href="https://example.com/phased-verification-based-verification-environment-based-verification-based-verification-environment-based-verification-based-verification-environment-based-verification-based-verifi

DesignCon 2003

45

Copyright © SynthWorks Design Inc 2003

SynthWorks VHDL Training

SynthWorks

Comprehensive VHDL Introduction 4 Days

http://www.synthworks.com/comprehensive vhdl introduction.htm

A design and verification engineers introduction to VHDL syntax, RTL coding, and testbenches.

Our designer focus ensures that your engineers will be productive in a VHDL design environment.

VHDL Coding Styles for Synthesis 4 Days
http://www.synthworks.com/vhdl rtl synthesis.htm
Engineers learn RTL (hardware) coding styles that produce better, faster, and smaller logic.

For additional courses see: http://www.synthworks.com