| |
Day 1, Synthesis Module Syn1
Synthesis Overview
Combinational Logic
Registers and Latches
UART Transmitter: RTL Code + Statemachine
|
|
Day 3, Testbench Module Tb1
Testbench Overview
Basic Testbenches
Transactions and Subprograms
Modeling for Verification
VHDL IO
|
| |
Day 2, Synthesis Module Syn2
Numeric Types and Packages
Arithmetic Logic
Comparison and Multiplication
Partitioning
Synthesis Process
|
|
Day 4, Testbench Module Tb2
Lab Review: Testing w/ subprograms
Transaction-Based Models (BFM)
Elements of a Transaction-Based BFM
Data Structures for Verification
|
| |
|
|
Day 5, Testbench Module Tb3
Creating Tests
Constrained Random Testing
Functional Coverage
|